



FIG. 1 (Prior Art)



Pentium II, III Branch Target Buffer

FIG. 2 (Prior Art)



Athlon BTAC Integrated into Instruction Cache

FIG. 3





FIG. 4



Speculative Branch Prediction Apparatus

FIG. 5

495 494 493 492 491 490 489 488 487 486 485 484 483 482 481 480 479 478 477 476 475 474 473 472 471 470 469 468 467 466 465 464 463 462 461 460 459 458 457 456 455 454 453 452 451 450 449 448 447 446 445 444 443 442 441 440 439 438 437 436 435 434 433 432




FIG. 6




FIG. 7






FIG. 8




Speculative Branching Operation

FIG. 9



Target Address Selection Example

FIG. 10



Detection and Correction of
Speculative Branch Misprediction

FIG. 11

Previous Code Sequence:

0x00000010 JMP 0x00001234
...

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234
...
0x00001234 SUB
0x00001236 INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	X	SUB	INC	X	ADD
B-stage		ADD	X	X	SUB	X	X
U-stage			ADD	X	X	X	X
V-stage				ADD	X	X	X
F-stage					ADD	X	X

Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle

Cycle 5 = speculative branch error detection cycle

Cycle 6 = BTAC invalidate cycle

Cycle 7 = speculative branch error correction cycle

1100

Misprediction Detection and Correction Example

FIG. 12






FIG. 13




Dual CALL/RET Stack Operation

FIG. 14




Selective Override of BTAC Prediction Operation

FIG. 15




BTAC A/B Replacement Apparatus

FIG. 16




A/B Entry Replacement Method

FIG. 17




A/B Entry Replacement Method (Alt. Embodiment)

FIG. 18



BTAC A/B Replacement Apparatus (Alt. Embodiment)

FIG. 19



BTAC A/B/C Replacement Apparatus